A tool for Bottleneck analysis and Performance Prediction for GPU-accelerated Applications

S. Madougou, A. Varbanescu, C. de Laat and R. van Nieuwpoort

Universiteit van Amsterdam, NL

May 23, 2016




Motivation

- Heterogeneous computing emerging as a way to computing efficiency
 - parallel design and programming are the trends
- Hard to get optimal performance on heterogeneous architectures
- Need for tools for understanding performance on heterogeneous architectures
 - Different approaches: profilers, simulators, performance models

Why GPUs?






- For their popularity
 - Higher pure computing horse-power than CPUs
 - Performance enhancement for more and more applications
- For the challenge of getting performance on GPUs
 - Fitness to data parallel and specific programing models
 - Exploration of a large optimization space (via tuning, etc)

Modelling performance, why?


- Scaling behavior through application parameter space
- Scaling behavior through hardware parameter space
- Performance bottlenecks
- Performance limiting factors



S. Madougou et al.

Modelling performance, why?

- Scaling behavior through application parameter space
- Scaling behavior through hardware parameter space
- Performance bottlenecks
- Performance limiting factors



S. Madougou et al.

Performance modelling (PM)

Not the first, certainly not the last.

Many different approaches:

- Simulation
- Analytical
- Statistical/ML
- Measurements

Current approaches present many shortcomings¹:

¹ Madougou et al., An empirical evaluation of GPGPU performance models, Hetero-Par 2014: < 🛢 > 🚊 🕠 Q

Main PM Obstacles

- Complexity
- Requirement for detailed hardware knowledge
- Dependence on hardware or application
- Requiring user intervention
- Simulation/benchmarking is time consuming

Machine Learning Trade-Offs

Pros:

- Doesn't require hardware understanding
- Doesn't require software understanding
- Sparse set of measurements is sufficient
- Easily publishable buzzword!

Cons:

- Don't know what is learned
- Hard to know where bottlenecks are
- Prone to overfitting



Some Observations

All platforms expose hardware performance counters (PCs)

Performance data is easy to extract but hard to interpret

PC Measurements and Metrics

- PC: special-purpose register built into a processor to store the count of an hardware event
- PCs allow to establish correlation between application code and its mapping to the hardware
- Choice of tool for PC counting and derived metrics
 - Low level: PAPI, vendor-specific, high level: TAU, HPCToolkit, Score-P, etc
 - LIKWID (CPU), nvprof (GPU) used currently

Some PCs and Metrics for CPU (Intel Nehalem)

| metric | meaning | group |
|------------------|--|----------|
| inst_per_br | instructions per branch | BRANCH |
| br_rate | branch rate | BRANCH |
| mem_data_vol | volume of data read/write in GByte | MEM |
| SPFlops | single precision arithmetic performance | FLOPS_SP |
| SPMUOPS | single precision vectorization performance | FLOPS_SP |
| PMUOPS | vectorization performance | FLOPS_SP |
| L1_miss_ratio | L1 data cache miss ratio | CACHE |
| dcache_miss_rate | L1 data cache miss rate | CACHE |
| L3_data_vol | data volume between L2 and L3 | L3 |
| L2S_ratio | loads to stores ratio | DATA |
| L1DTLB_miss_rate | L1 data TLB miss rate | TLB |
| срі | cycles per instruction | Always |
| br_mispred_rate | branch misprediction rate | BRANCH |

Some PCs and Metrics for GPU (CUDA CC 2.0)

| counter | meaning |
|--------------------------|---|
| shared_replay_overhead | average number of replays due to shared memory conflicts |
| shared_repray_overhead | for each instruction executed |
| shared_load store | number of executed shared load (store) |
| shared_load store | instructions, increments per warp on a multiprocessor |
| inst_replay_overhead | average number of replays for each instruction executed |
| l1_global_load_hit | number of cache lines that hit in L1 |
| | for global memory load accesses |
| 11 -1-1-1 14 | number of cache lines that miss in L1 |
| l1_global_load_miss | for global memory load accesses |
| gld_request | number of executed global load instructions |
| | increments per warp on a multiprocessor |
| gst_request | similar to gld_request for store instructions |
| global_store_transaction | number of global store transactions |
| | increments per transaction which can be 32,64,96 or 128 bytes |
| gld_requested_throughput | requested global memory load throughput |
| aghi ared aggreen ar | ratio of average active warps |
| achieved_occupancy | per active cycle to the maximum number of warps per SM |
| 12_read_throughput | memory read throughput at L2 cache |
| 12_write_transactions | memory write transactions at L2 cache |
| ipc | number of instructions executed per cycle |



Counter Behavior vs Performance - CPU²


| pattern | signature | | |
|--------------------------------|--|--|--|
| pattern | performance behavior | HPM (group) | |
| load imbalance | saturating speedup | different counts of instructions retired or FP operations among cores (FLOPS_DP,FLOPS_SP) | |
| memory BW saturation | saturating speedup across cores sharing a memory interface | memory BW comparable to peak memory BW (MEM) | |
| strided memory access | large discrepancy between between simple BW-based model and actual performance | low BW utilization despite LD/ST domination, low cache hit ratios, frequent evicts/replacements (CACHE,DATA,MEM) | |
| bad instruction mix | performance insensitive to problem sizes fitting into different cache levels | large ratio of inst. retired to FP inst. if FP, many cycles per inst. if long-latency arithmetic, scalar instructions dominating in data-parallel loops (FLOPS_DP,FLOPS_SP,CPI) | |
| limited instruction throughput | large discrepancy between actual performance and simple predictions based on max FLOP/s or LD/ST throughput | low CPI near theoretical limit if instruction throughput is the problem, static code analysis predicting large pressure on single execution port (FLOPS_DP,FLOPS_SP,CPI) | |
| synchronization overhead | speedup going down as more cores are added, no speedup with small problem sizes, core busy but low FP | large non-FP instruction count (growing with number of cores used), low CPI (FLOPS_DP,FLOPS_SP,CPI) | |
| false cache line sharing | very low speedup or slowdown even with small core counts | frequent (remote) evicts (CACHE) | |

J. Treibig et al., Best practices for HPM-assisted performance engineering on modern multicore processors, CoRR. 2012 4日 > 4周 > 4 至 > 4 至 >

Counter Behavior vs Performance - GPU

| performance issue | counter set | values and trends | message |
|-------------------------------|----------------------------------|-------------------------------|------------------------|
| scattered access pattern | gld_request ,l1_global_load_miss | memory instruction count ≪ | coalesce access |
| | l1_global_load_hit,gst_request | memory transaction count | addresses, |
| | l1_global_store_transaction | kernel throughput ≪ | non-caching |
| | gld gst_transactions_per_request | hardware throughput | loads or textures |
| insufficient mem. concurrency | gld_throughput,gst_throughput | effective ≪ theory | increase occupancy |
| | achieved_occupancy | low | many elements / thread |
| instruction serialization | inst_executed,inst_issued | executions ≪ issues | see next 2 items |
| shared bank conflicts | l1_shared_bank_conflict | conflicts > loads+stores | use padding |
| | shared_load,shared_store | | |
| warp divergence | divergent_branch,branch or | divergent branches | data or thread |
| | branch_efficiency | pprox branches | index rearrangement |
| limited inst. throughput | ipc | low compared to theory | use intrinsics |
| insufficient parallelism | achieved_occupancy | low | adjust exec. config. |
| synchronization overhead | stall_synch | high | code rearrangement |
| latency | gld gst_throughput,ipc | both mem. and | msgs for insuf. mem. |
| | | inst. throughput ≪ theory | and inst. throughput |
| register spilling | l1_local_load_miss,local_load | compare to total instructions | increase register |
| | local_store,gld_request | compare to global memory | limit per thread, |
| | gst_request,inst_issued | instructions | increase L1 |

BlackForest³ Architecture



BlackForest (BF) Approach

Goal: explain performance behavior and predict performance

Main approach: regression by random forest⁴

- black-box approach
- predictive power and high accuracy of the predictions
- variable importance feature

Model simplification: model important variables in terms of problem/hardware parameters: (g)lm, MARS

Additional techniques for model improvement and ease of interpretation: PCA, clustering



⁴ L. Breiman, Random forests, Machine Learning, 2001

Random Forest Model Construction

Steps:


- Select random sample from training set (Bagging)
- Select random sample from PCs
- Onstruct regression tree to fit data
- Repeat to build forest of trees
- 4 Average predictions of all trees together

Remarks:

- Randomness reduces overfitting
- Identifies important performance counters!



BlackForest Measurements





- HS hotspot, structured grid thermal simulation tool for estimating processor temperature, memory intensive, latency limited
- NW Needleman-Wunsch, nonlinear global optimization method for DNA sequence alignment, memory intensive, bandwidth limited
- MM Matrix Multiply, linear algebra primitive used in many numerical algorithms, memory intensive, bandwidth limited

Experimental Setup

- Experimental data collection: several application runs with different problem sizes
- Response and predictors specification, model building and training
 - Sampling UAR of 20% data for test
- Use variable importance to simplify the model if possible
- Otherwise, PCA and/or clustering to try to simplify
- Control goodness-of-fit by R-squared (>95%)

HS Problem Scaling on CPU






variable importance

Prediction of unseen grid sizes

MM Problem Scaling on GPU

ast requested throughput ast request global_store_transaction gst_throughput achieved_occupancy inst_replay_overhead branch flops sp inst issued shared store shared_load gld_throughput gld_request gld_requested_throughput inst executed I1 global load miss local store divergent_branch 11_local_load_hit 11_local_load_miss 11_global_load_hit uncached global load transacti I1 shared bank conflict ldst fu utilization alu fu utilization %IncMSE



variable importance

predicting unseen matrix sizes



NW Hardware Scaling on GPUs (1/2)

12 read transactions 11 global load miss inst issued global store transaction 2 write transactions shared store 11 shared bank conflict ald request shared load ast request inst executed branch achieved occupancy 12_write_throughput issue slot utilization gst_requested_throughput ald requested throughput gst_throughput 12 read throughput ald throughput I1 global load hit ldst fu utilization inst replay overhead warp execution efficiency local store divergent_branch 11 local load hit 11 local load miss branch efficiency 10 achieved occupancy issue_slot_utilization ald throughout ast throughput ast requested throughput gld_requested_throughput shared load replay shared store replay inst issued 12 write throughput 12 read_throughput ald request shared store gst_request 12 write transactions shared load 12 read transactions global store transaction inst executed ldst fu utilization inst replay overhead warp execution efficiency local store I1 local load hit 11 local load miss 11 global load hit I1 global load miss flops sp flops dp

variable importance on GTX480

%IncMSE


variable importance on K20m



%IncMSE

10

NW Hardware Scaling on GPUs (2/2)



Conclusion & Outlook

Results:

- BF is a step towards an easy-to-use and insightful PM framework
- Accuracy, quasi automation, application and architecture agnostic

Future directions:

- Automation
- Improve accuracy for irregular applications
- Build higher level metrics on top of PC
- Address counter hardware specificity to improve portability (PAPI?)
- Implement correlation between counter behavior vs performance issue


Questions?


Questions?

Source: https://bitbucket.org/smadougou/rfpm (**Warning:** Pre-alpha software)

Email: {s.madougou,a.l.varbanescu}@uva.nl

Simplification validation using VI





HS on CPU

NW on GPU

Bottleneck analysis using VI

shared_replay_overhead inst_replay_overhead I2_read_throughput ast requested throughout ald requested throughput ald throughput 12 write throughput gld_request gst_request global_store_transaction I2_read_transactions 12 write transactions ast throughput shared load shared_store I1_global_load_miss warp_execution_efficiency issue slot utilization ldst fu utilization I1 shared bank conflict achieved occupancy alu fu utilization 11_global_load_hit 20 %IncMSE

I1_global_load_miss I2_write_transactions I2_read_transactions global store transaction ald request shared load ast reauest shared_store inst_replay_overhead I2_write_throughput gst_throughput ald throughput ast requested throughput ald requested throughput 12 read_throughput achieved_occupancy issue_slot_utilization ldst fu utilization alu fu utilization I1 global load hit I1 shared bank conflict shared_replay_overhead warp_execution_efficiency

reduce1 VI on GPU


reduce2 VI on GPU




%IncMSE

Predictor-Response Association (1/2)

shared_replay_overhead inst_replay_overhead I2_read_throughput ast requested throughput ald requested throughput ald throughput 12 write throughput gld_request gst_request global store transaction I2_read_transactions 12 write transactions ast throughput shared load shared_store I1_global_load_miss warp_execution_efficiency issue slot utilization ldst fu utilization I1 shared bank conflict achieved occupancy alu fu utilization I1 global load hit







reduce1 VI on GPU

Partial Dependence Plot



Predictor-Response Association (2/2)







reduce6 VI on GPU

Partial Dependence Plot



Redundant predictors removal using PCA





variable importance on GTX480

PCA involving 9 most VI



MM hardware scaling on GPUs

